Implemented chip and block level physical design (RTL TO GDS II) Digital ← Designed and implemented configurable AXI NoC Delivered chip & block level physical design end-to-end →
