Developed physical verification and DFM closure Digital ← Enabled physical implementation of core for mobile chip Delivered physical layer circuit design of high speed interconnect IO/PLL →
