Designed core level NOC interconnect verification Platforms ← Designed vehicular diagnostics using NLP Auraplus: Designed an audio-processing chip verification system →
