Designed and implemented configurable AXI NoC Digital ← Reduced the overall HC demands with an integrated platform architecture Implemented chip and block level physical design (RTL TO GDS II) →
