Delivered physical layer circuit design of high speed interconnect IO/PLL Analog ← Developed physical verification and DFM closure Executed AMS verification of complex blocks and complete Server →
