Careers
Join the Team
-
3+ years of experience in Physical Design for 14nm or less technology
-
Responsible for block level STA/timing closure / PNR.
-
Well versed with Synopsys Prime Time or Cadence Tempus or equivalent timing closure tool
-
Good communication skills English
-
-
3+ years of experience in developing and supporting design for test (DFT) structures.
-
Determine design for test approaches and develops DFT architecture. Design and verify DFT structures for memories (MBIST), digital and analog circuitry.
-
Performs scan synthesis. Creates, simulates and verifies automatic generated test patterns (ATPG). Creates functional tests and corresponding test patterns.
-
Good communication skills English
-
-
Strong SV & UVM skills
-
Good knowledge in any of the protocols like Ethernet/PCIE/USB/DDR/AXI/SATA/MIPI
-
Experienced in developing test bench components, writing tests and coverage tuning
-
Digital Design and Verification Verilog/System-verilog
-
Good scripting knowledge using perl / python
-
Good communication skills English
-
-
Work independently on block level and chip level Analog layout designs, coordinating with circuit designers and layout leads.
-
Proficient in FinFET layouts
-
Custom layout experience in high-frequency circuits such as LNAs, BBF, BIAS, Mixers, VCOs, DAC, ADC, PLL, LDO, etc.
-
Familiarity with Cadence-Virtuoso, PVS, ASSURA, and Calibre tools.
-
Ability to effectively work and communicate with global engineering teams.
-
Good communication skills English
-
-
Experience in designing of analog blocks for power-management like LDO, BGR, UVLO, Charge-pump, Osc, Gate Drivers etc.
-
Strong communication skills & team player
-
Strong knowledge in analog circuit design & simulations
-
Good knowledge of Analog layout concepts and able to guide layout team with layout constraints
-
Hands-on experience in Cadence's tool flow
-
Good communication skills English
-
-
Experience in mixed-signal verification of chip
-
Experience with mixed signal / co-simulation (analog, digital) verification methodologies
-
Experience writing verification plans, creating test benches and automating regression test suites, preparing and presenting detailed verification reviews
-
Experience developing behavioral models for analog IPs in WREAL, Verilog-AMS
-
Understand and debug digital RTL and analog schematics
-
Working knowledge of state-of-the-art EDA tools: Cadence Virtuoso, Cadence Incisiv/Xcelium, Cadence Vmanager
-
Strong background in verification languages and methodologies (e.g. Verilog, SystemVerilog, UVM, SVA).
-
Experience in configuration database management
-
Good communication skills English
-
Work location: Bangalore
Education: B.E/B.Tech or M.Tech in Electronics and Telecommunication / Communication Systems / Computer Science
Roles & Responsibilities:
-
Porting and Optimization of audio/speech algorithms on fixed point DSP's
-
Debugging & Testing ported code/modules on development board / simulators
-
Integration and validation of audio/speech algorithms on OEM platforms, Automotive platforms
Desired Skills (must to have):
-
Strong Audio / Speech domain knowledge & Digital Signal Processing fundamentals
-
Expertise in porting algorithms on fixed point DSPs with ability to debug and test the software on the target/reference boards
-
DSP core: QDSP, ARMv7a / ARMv8a, CEVA, Cadence (HiFi2, HiFi3), Wolfson, CoolFlux, etc..
-
Optimization Experience (MCPS/Memory)
-
Experience in writing integration layers compliant to standard interface like OpenMax and integrating audio processing modules
-
Experience in integrating Media components in Android Framework
-
Familiar with Software Development Life Cycle
-
Effective interpersonal skills
Preferred Skills (good to have):
-
Experience on Audio quality measurements using Audio Precision equipment
-
Analytical ability to reverse engineer the algorithmic details
-
Work location: Bangalore/ Hyderabad/ Chennai
Education: B.E/B.Tech or M.Tech in Electronics and Telecommunication / Communication Systems / Computer Science
Desired Skills (must to have):
-
Strong skills in C Programming for microcontrollers (ARM Cortex M and A series)
-
Hardware Debugging Expertise (SPI, I2C, UART, CAN Analyzer, Ethernet, JTAG, Oscilloscope, etc.)
-
Experience in Qualification testing & development of test cases for system and low-level drivers will be an added advantage
-
Excellent problem-solving skills
-
Effective communication skills & a team player
-
Work location: Bangalore
Education: Bachelor’s/Master’s degree in Electrical Engineering, Computer Engineering, or equivalentRoles & Responsibilities:
-
Responsible for all levels of software testing (System, Integration, and Regression)
-
Knowledge on all phase of STLC – Test Plan, Test case design, Test execution and Test Report generation.
-
Detect and track software defects and inconsistencies
-
Design and develop automation framework and scripts in python. Experience with Pytest framework would be an advantage.
-
Generating test reports from continuous integration/Jenkins/Git
-
Collaborate closely with other team members and departments
-
Apply software engineering and quality principles in software verification
-
Should work from ADBL location
Basic Qualifications:
-
Programming skills - python
-
Experience in using any of the industry standard test frameworks – Test Stack/ Robot framework/ Auto It/ NI LabView/Spectron/Pytest
-
Background in system testing (including drivers like SPI, I2C, UART), RTOS based applications, Linux/Android based applications, etc.
-
Working knowledge of software development tools (debugger’s, emulators, compilers, etc.).
-
Experience in developing test framework and debugging software in a real-time, embedded, multiprocessor, multi-interface environment.
-
Creative problem-solver capable of testing and reproducing complex software problems and providing solutions to them.
-
Good verbal and written communication skills.
-
Work location: Bangalore
Education: BE/BTech ECE
Skill set:
-
Strong knowledge on Arm Cortex microcontroller architecture.
-
Hands on experience on Autosar 4.4.0 architecture.
-
Experience in AUTOSAR components configuration, Integration, and testing.
-
Must have experience in MCAL development and Complex device driver (CDD) development.
-
Strong expertise in development of communication protocols CAN, SPI, I2C.
-
Problem solving and debugging skills on Autosar 4.4.0.
-
Strong expertise in Embedded C development.
-
Experience in Vector DaVinci developer, configurator tools and CANoe.
-
MCAL configuration using EB tresos.
-
Experience in tools SVN, Git, JIRA, and Doors.
-
Knowledge of hardware, Understand hardware Schematics.
-
Knowledge of software development life cycle (ASPICE SWE.1 to SWE.6).
-
Good to have:
-
Experience/knowledge on OS, RTE, BSW CAN stack, Diagnostics and Memory stack.
-
Work location: Bangalore
Education: B.E/B.Tech or M.Tech in Electronics and Telecommunication / Communication Systems / Computer Science
Skillset: Compatibility Testing
The main areas of responsibility for this person/position are:
-
Member of a Project in different Server-Client Storage solutions (SATA, NVMe and SAS) And, software System Solutions Team for Memory R & D at Bangalore
-
Tech savvy in storage, server storage technologies, Desktop, Laptop and other portable and mobile devices
-
Responsible for Qualification & Test script development of Storage System and software solutions targeted at Client or Data Center or Enterprise markets.
-
Responsible for Functional and Compatibility test for SATA, NVMe (Brand + OEM) and application / software testing
-
Be responsible and accountable for quality of Test content and Test plan originating from this team.
-
Good exposure to System Performance Engineering and testing of NVMe/NVMeOF and SATA based systems and solutions is a plus.
-
Good to have Exposure to test/debugging tools such as protocol analyzers will be a plus - Good exposure in Programming language like C/C++ or scripting language like Python
-
Actively hiring for the following roles
Cientra – Part of Accenture is an Indian multi-national product solutions company incorporated in the USA and Germany.
Useful Links
© 2024 by Cientra Techsolution Pvt Ltd
Check us out
For queries, reach us on:
Global Footprint: Bangalore, Hyderabad, New Delhi, New Jersey, Frankfurt